

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : <b>H03G 3/30, H03F 3/45</b>		A2	(11) International Publication Number: <b>WO 97/42704</b>
		(43) International Publication Date: 13 November 1997 (13.11.97)	
(21) International Application Number: PCT/IB97/00483		(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 5 May 1997 (05.05.97)		Published Without international search report and to be republished upon receipt of that report.	
(30) Priority Data: 96201256.3 9 May 1996 (09.05.96) EP			
(34) Countries for which the regional or international application was filed: NL et al.			
(71) Applicant: PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).			
(71) Applicant (for SE only): PHILIPS NORDEN AB [SE/SE]; Kottbygatan 7, Kista, S-164 85 Stockholm (SE).			
(72) Inventors: MENSINK, Clemens, Herman, Johan; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). NAUTA, Bram; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).			
(74) Agent: VEERMAN, Jan, W.; Internationaal Octrooibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).			

(54) Title: DEGENERATED DIFFERENTIAL PAIR WITH CONTROLLABLE TRANSCONDUCTANCE

(57) Abstract

A differential pair with input transistors (T1, T2) and provided with a variable degeneration resistor. The degeneration resistor comprises a series arrangement of two branches (4, 6) of coupled resistors (R1 to R6, R7 to R12) which are shunted in mutually corresponding points (12/17, 13/18, 14/19, 15/20, 16/21) by respective control transistors (T8 to T12) whose gates are interconnected. The differential pair further comprises a control loop comprising two current mirrors (CM1, CM2), a bias resistor (RB), and a current source (22) for providing a control signal to the gates of the control transistors (T8 to T12). The control loop does not influence the DC bias of the differential pair.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	R	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LJ	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

Degenerated differential pair with controllable transconductance.

The invention relates to a differential pair comprising a first and a second transistor each with a control electrode and a main current path between a first and a second main electrode, and a degeneration resistor for coupling the first main electrode of the first transistor to the first main electrode of the second transistor.

5           Such a circuit is known from US Patent 5,210,504. In this known circuit, the differential pair is realized by means of field effect transistors, while the degeneration resistor is connected in series with the sources of the field effect transistors, and a control field effect transistor is connected with its source and drain in parallel to the degeneration resistor so as to control the transconductance of the differential pair. The control field effect  
10 transistor acts as a variable degeneration resistor whose value is controlled by means of a control signal at its gate. The non-controllable degeneration resistor serves as an upper limit for the resulting resistance value of the parallel circuit of the non-controllable resistor with the control field effect transistor.

A disadvantage of the known differential pair is that the distortion of the  
15 differential pair is great owing to the strongly non-linear resistance characteristic of the control field effect transistor.

It is an object of the invention to provide a differential pair with a controllable transconductance which has a low distortion.

According to the invention, the differential pair is for this purpose  
20 characterized in that the degeneration resistor is built up from a series circuit of a first branch of coupled resistors and a second branch of coupled resistors which are shunted in mutually corresponding junction points by respective control transistors whose control electrodes are connected so as to receive a control signal, the first main electrode of the first transistor being coupled to the first branch and the first main electrode of the second  
25 transistor being coupled to the second branch.

The invention is based on the recognition that the degeneration resistor can be built up from branches of fixed resistances connected in series, and that portions of these branches can be short-circuited gradually by means of control field effect transistors. The non-linear series resistance of the control field effect transistors thus contributes only to

a low degree to the resulting resistance value of the controllable degeneration resistor, with the advantage that the resistance characteristic of the controllable degeneration resistor is substantially linear.

5 An embodiment of a differential pair according to the invention may be characterized in that the differential pair in addition comprises a bias resistor which is preferably coupled with a first electrode to a common junction point of the first and second branches, and with a second electrode to the control electrodes of the respective control transistors. A controllable current is passed through the bias resistor. A control voltage is thus obtained at the control electrodes of the control transistors, by means of which the  
10 transconductance of the differential pair can be controlled. A coupling of the first electrode of the bias resistor to the common junction point has the advantage that a suitable value of the control voltage applied to the control electrodes of the control transistors is thus generated in a simple manner.

A further embodiment of the differential pair according to the invention  
15 may be characterized in that the differential pair in addition comprises a control loop for generating a control current through the bias resistor in response to the control signal. The control loop supplies as much current to the common junction point of the first and second branches as is derived therefrom. An advantage of this is that the DC bias of the differential pair, which is provided by a tail current source coupled to the common junction point, is not  
20 disturbed then. The control loop may be constructed with a first current mirror with a first output which is coupled to the second electrode of the bias resistor, a second output, and an input for receiving the control signal; and a second current mirror with an output which is coupled to the first electrode of the bias resistor, and an input which is coupled to the second output of the first current mirror.

25 An alternative embodiment of the differential pair according to the invention may be characterized in that the first and the second branch constitute the source and drain of an extensive field effect transistor, which field effect transistor is provided with a control electrode which is coupled to the second electrode of the bias resistor. The extensive source, with two connection points at opposed sides, replaces the first branch of  
30 resistors. The extensive drain, with two connection points at opposed sides, replaces the second branch of resistors. This embodiment may be used to advantage especially when the control range of the transconductance is wide.

The invention will be explained in more detail with reference to the accompanying drawing, in which:

Fig. 1 is a circuit diagram of a first embodiment of a differential pair according to the invention; and

Fig. 2 is a circuit diagram of a second embodiment of a differential pair according to the invention.

5 The same components or elements have been given the same reference symbols in these Figures.

The diagram of Fig. 1 represents an embodiment of a differential pair with field effect transistors. The differential pair comprises two input transistors T1 and T2 whose control electrodes, or gates, are connected to an input terminal 1 and an input terminal 10 2, respectively, for the connection of an input signal. The first main electrodes 3, 5, or sources, of transistors T1 and T2 are connected to a first branch of resistors 4 and a second branch of resistors 6, respectively. The second main electrodes, or drains, of transistors T1 and T2 are connected to a first output terminal 7 and a second output terminal 8, respectively, for delivering an output signal. The branches of resistors 4 and 6 are connected 15 in series in a common junction point A. The branches of resistors 4 and 6 and the transistors T1 and T2 are provided with a DC bias by means of a direct current source 11 which is coupled to the junction point A. The branches of resistors 4 and 6 each comprise a series arrangement of six resistors R1 to R6 and R7 to R12, respectively. Viewed from the sources of the transistors T1 and T2, the mutually corresponding junction points 12/17, 13/18, 20 14/19, 15/20, and 16/21 of the first and second branches of resistors 4 and 6 are interconnected by means of the respective source-drain paths of control transistors T8 to T12, whose gates are interconnected in a junction point B for receiving a control signal. A bias resistor RB is connected between junction point A and junction point B. The bias resistor RB may be replaced with an alternative element such as, for example, a transistor 25 which is connected as a diode. The differential pair in addition comprises a first current mirror CM1 and a second current mirror CM2. The first current mirror CM1 comprises three transistors T3, T4, and T5. The drain D3 of transistor T3 forms the first output of the first current mirror CM1 and is coupled to the junction point B. The drain D4 of transistor T4 forms the second output of the first current mirror CM1. A transistor T5 connected as a 30 diode forms the input of the first current mirror CM1. A current source 22 is coupled to the input of the first current mirror CM1 for supplying a control current IC. The transistor T6, connected as a diode and coupled to the drain D4, forms the input of the second current mirror CM2. The drain D7 of transistor T7 forms the output of the second current mirror CM2 and is coupled to the junction point A. The sources S3, S4, and S5 are coupled to a

negative supply terminal 23 and the sources S6 and S7 are coupled to a positive supply terminal 24.

The operation of the circuit is as follows. A direct current ITL supplied by direct current source 11 flows in equal halves into the two branches of resistors 4 and 6 of the differential pair. The respective potentials at connection points of the branches of the resistors 4 and 6 in Fig. 1 are lowest at source 3 of transistor T1 and source 5 of transistor T2 and subsequently rise to the highest potential at the common junction point A. The transconductance of the differential pair can be varied in that the degeneration resistor built up from the two branches of resistors 4 and 6 is controllable through the gradual switching ON or OFF of one or several control transistors. The control voltage required at the gates of the control transistors T8 to T12 is generated by means of a control current through the bias resistor RB which is proportional to the control current IC. The former control current is generated by a control loop formed by the two current mirrors CM1 and CM2, the bias resistor RB, and the current source 22. The transconductance of the differential pair is controlled in this manner without influencing the DC bias of the differential pair. If the control current IC is equal to zero, the voltage drop across the bias resistor RB is also equal to zero. As a result of this, the potential at the gates of the control transistors T8 to T12 is so high that all control transistors T8 to T12 are not conducting. The resulting value of the degeneration resistor is then a maximum, and accordingly the transconductance of the differential pair will be a minimum. As the control current IC rises gradually, the control transistor T12 will be the first to enter the conductive state. As the control current IC rises still further, the control transistors T11, T10, T9, and T8 will enter the conductive state successively. When all control transistors T8 to T12 are conducting, the resulting resistance value of the degeneration resistor will be a minimum, and accordingly the transconductance of the differential pair a maximum.

It is not necessary to give all gates of the control transistors a same potential, as shown in Fig. 1. Indeed, the distortion of the differential pair can be further reduced when the differential pair is provided with means for generating a voltage difference between the gates of two consecutive control transistors. These means may comprise, for example, an arrangement of resistors connected in series, which in its turn is connected in series between the bias resistor RB and the junction point B, successive connection points of the series-connected resistors being connected to successive gates of the control transistors. A common bulk 25 of the control transistors T8 to T12 is coupled, as shown in Fig. 1, with a first bulk connection point 26 to the junction point A. The bulk connection point 26 may also

be coupled to an alternative suitable point such as, for example, the positive supply terminal 24. The distortion of the differential pair can be further reduced when the differential pair is provided with means for generating a current through the bulk 25 so that there will be a potential drop across the bulk 25 owing to the ohmic resistance of the bulk 25. These means may comprise, for example, a connection of the bulk connection point 26 to a suitable junction point such as, for example, the positive supply terminal 24, and a coupling of a direct current source to a second bulk connection point 27. If a coupling between the bulk connection point 26 and the junction point A is opted for, an additional provision may be made which supplies the bulk connection point 26 and the bulk connection point 27 with a current in a manner corresponding to the provision which supplies the bias resistor RB with a current, which provision has the advantage that the DC bias of the differential pair also remains unaffected by the current which flows through the bulk 25.

The diagram of Fig. 2 shows an alternative embodiment of the differential pair according to the invention. In Fig. 2, an extensive field effect transistor T13 replaces the branches of resistors 4 and 6 and the control transistors T8 to T12 shown in Fig. 1. The field effect transistor T13 comprises an extensive source S13, which replaces the branch of resistors 4, with a first and a second connection point 28 and 9 which are coupled to the source of transistor T1 and to the junction point A, respectively, and an extensive drain D13, which replaces the second branch 6 of resistors, with a first and a second connection point 29 and 10 which are coupled to the source of transistor T2 and to the junction point A, respectively. Between the source S13 and the drain D13 there is an extensive gate G13 with a first and a second gate connection point 30 and 31 which lie at opposite sides of the gate G13, these sides extending parallel to the direction of the main current path of the transistor T13. The transistor T13 further comprises an extensive bulk 25 with bulk connection points 26 and 27 which lie at opposite sides of the bulk 25, these sides extending parallel to the direction of the main current path of the transistor T13. The differential pair further comprises a resistor R13 which is connected in series between the second connection point 28 of the source S13 and the source 3 of transistor T1, and a resistor R14 which is connected in series between the second connection point 29 of the drain D13 and the source 5 of transistor T2. The ohmic resistance of the extensive source S13 and the ohmic resistance of the extensive drain D13 act as branches comprising an infinite number of coupled infinitesimally small resistances. The resulting value of the degeneration resistor is increased with the resistances R13 and R14. The resistances R13 and R14 may be dispensed with, if so desired. In that case, the connection points 28 and 29 must be coupled to the main electrodes

3 and 5 of transistors T1 and T2, respectively. The gate connection points 30 and 31 are coupled to the drain D3 of transistor T3 and to the second electrode of the bias resistor RB, respectively. This construction renders it possible to pass a current through the gate G13. Owing to the ohmic resistance of gate G13, the potential of gate G13 is lowest at the gate connection point 30 in this example and subsequently gradually rises along the gate G13, having a maximum value at the gate connection point 31. The transistor T13 can be brought into conduction in an even more gradual manner through a suitable choice of the current flowing through the gate G13, so that the distortion of the differential pair is even less. It is also possible to omit the second gate connection point 31. In that case the bias resistor RB must be coupled between the junction point A and the junction point 30. The gate G13 obviously does not pass a current then.

The operation of the differential pair shown in Fig. 2 is substantially the same as that of the differential pair of Fig. 1. If the control current IC is equal to zero, the voltage drop across the bias resistor RB is also equal to zero. Consequently, the potentials at gate G13 are so high that the extensive field effect transistor T13 is not conducting. The resulting resistance value of the degeneration resistor is a maximum then, and the transconductance of the differential pair is accordingly a minimum. Now as the control current IC rises gradually, an increasing portion of the extensive field effect transistor T13 will become conducting, until the extensive field effect transistor T13 is conducting in its entirety. The resulting resistance value of the degeneration resistor is a minimum then, and the transconductance of the differential pair accordingly a maximum.

The current mirrors indicated in Fig. 1 and Fig. 2 may be replaced by current mirrors of different types. Instead of field effect transistors of the conductivity type indicated, it is also possible to use field effect transistors of an opposed conductivity type. The polarities of the voltage sources and current sources should then be adapted accordingly. The number of resistors from which the branches of resistors are built up and the number of accompanying control transistors may be greater or smaller than the numbers shown in Fig. 1. Instead of field effect transistors, it is also possible to use bipolar transistors, in which case the base, emitter, and collector take the places of the gate, source, and drain of a field effect transistor. A combination of bipolar transistors and field effect transistors is also possible, for example field effect transistors for transistors T8 to T12 and bipolar transistors for transistors T1 to T7. The differential pair may be realized in the form of an integrated circuit as well as by means of discrete components.



CLAIMS:

1. A differential pair comprising a first (T1) and a second transistor (T2) each with a control electrode and a main current path between a first (3, 5) and a second (7, 8) main electrode, and a degeneration resistor for coupling the first main electrode (3) of the first transistor (T1) to the first main electrode (5) of the second transistor (T2), characterized  
5 in that the degeneration resistor is built up from a series circuit of a first branch (4) of coupled resistors (R1-R6) and a second branch (6) of coupled resistors (R7-R12) which are shunted in mutually corresponding junction points (12/17, 13/18, 14/19, 15/20, 16/21) by respective control transistors (T8-T12) whose control electrodes are connected so as to receive a control signal, the first main electrode (3) of the first transistor (T1) being coupled  
10 to the first branch (4) and the first main electrode (5) of the second transistor (T2) being coupled to the second branch (6).
2. A differential pair as claimed in Claim 1, characterized in that the differential pair in addition comprises a bias resistor (RB) which is coupled with a first electrode to a common junction point (A) of the first (4) and the second branch (6), and  
15 which is coupled with a second electrode to the control electrodes of the respective control transistors (T8-T12).
3. A differential pair as claimed in Claim 2, characterized in that the differential pair in addition comprises a control loop for generating a control current through the bias resistor (RB) in response to the control signal.
- 20 4. A differential pair as claimed in Claim 3, characterized in that the control loop comprises a first current mirror (CM1) with a first output (D3) which is coupled to the second electrode of the bias resistor (RB), a second output (D4), and an input (D5, G5) for receiving the control signal, and a second current mirror (CM2) with an input (D7) which is coupled to the first electrode of the bias resistor (RB), and with an input which is coupled to  
25 the second output (D4) of the first current mirror (CM1).
5. A differential pair as claimed in Claim 1, 2, 3 or 4, characterized in that the differential pair comprises means for generating a voltage difference between the control electrodes of two consecutive control transistors.
6. A differential pair as claimed in Claim 2, 3, 4 or 5, characterized in that

the bias resistor (RB) comprises a transistor connected as a diode.

7. A differential pair as claimed in Claim 2, 3, 4, 5 or 6, characterized in that the first (4) and the second branch (6) constitute the source (S13) and drain (D13) of an extensive field effect transistor (T13), which field effect transistor (T13) is provided with a control electrode (G13) which is coupled to the second electrode of the bias resistor (RB).
8. A differential pair as claimed in Claim 1, characterized in that the first (4) and the second branch (6) constitute the source (S13) and drain (P13) of an extensive field effect transistor (T13).
9. A differential pair as claimed in Claim 7 or 8, characterized in that a resistor (R13) is connected in series with the first main electrode (3) of the first transistor (T1) and in that a resistor (R14) is connected in series with the first main electrode (5) of the second transistor (T2).
10. A differential pair as claimed in Claim 7, 8 or 9, characterized in that the control electrode (G13) of the field effect transistor (T13) is provided with a first connection point (30) which is coupled to the first output (D3) of the first current mirror (CM1), and with a second connection point (31) which is coupled to the second electrode of the bias resistor (RB).

1/2




FIG. 1

2/2




FIG. 2

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> : H03G 3/30, H03F 3/45		A3	(11) International Publication Number: WO 97/42704 (43) International Publication Date: 13 November 1997 (13.11.97)
(21) International Application Number: PCT/IB97/00483 (22) International Filing Date: 5 May 1997 (05.05.97)		(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(30) Priority Data: 96201256.3 9 May 1996 (09.05.96) EP (34) Countries for which the regional or international application was filed: NL et al.		Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	
(71) Applicant: PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). (71) Applicant (for SE only): PHILIPS NORDEN AB [SE/SE]; Kottbygatan 7, Kista, S-164 85 Stockholm (SE). (72) Inventors: MENSINK, Clemens, Herman, Johan; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). NAUTA, Bram; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). (74) Agent: VEERMAN, Jan, W.; Internationaal Octrooibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).		(88) Date of publication of the international search report: 8 January 1998 (08.01.98)	

(54) Title: DEGENERATED DIFFERENTIAL PAIR WITH CONTROLLABLE TRANSCONDUCTANCE

(57) Abstract

A differential pair with input transistors (T1, T2) and provided with a variable degeneration resistor. The degeneration resistor comprises a series arrangement of two branches (4, 6) of coupled resistors (R1 to R6, R7 to R12) which are shunted in mutually corresponding points (12/17, 13/18, 14/19, 15/20, 16/21) by respective control transistors (T8 to T12) whose gates are interconnected. The differential pair further comprises a control loop comprising two current mirrors (CM1, CM2), a bias resistor (RB), and a current source (22) for providing a control signal to the gates of the control transistors (T8 to T12). The control loop does not influence the DC bias of the differential pair.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	R	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/IB 97/00483

## A. CLASSIFICATION OF SUBJECT MATTER

IPC6: H03G 3/30, H03F 3/45

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC6: H03G, H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPIL, EDOC

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
P,0	IEE JOURNAL OF SOLID-STATE CIRCUITS, Volume 32, No 7, July 1997, Clemens H.J. Mensink et al, "A CMOS"Soft-Switched"Transconductor and Its Application in Gain Control and Filters", 22nd European Solid-State Circuits Conference, conference date sept 96 --	1-10
A	EP 0587965 A1 (SGS-THOMSON MICROELECTRONICS S.R.L.), 23 March 1994 (23.03.94), figure 3 --	1
A	US 5210504 A (YAGITA ET AL), 11 May 1993 (11.05.93), figure 1, cited in the application --	1

☒ Further documents are listed in the continuation of Box C.☒ See patent family annex.

## \* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

\*&amp;\* document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

21 November 1997

25 -11- 1997

Name and mailing address of the ISA/  
Swedish Patent Office  
Box 5055, S-102 42 STOCKHOLM  
Facsimile No. +46 8 666 02 86

Authorized officer

Eva Jedermark  
Telephone No. +46 8 782 25 00

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/IB 97/00483

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	GB 2215931 A (TEXAS INSTRUMENTS LIMITED), 27 Sept 1989 (27.09.89), figure 1  --	1
A,P	EP 0724335 A1 (SAMSUNG SEMICONDUCTOR, INC.), 31 July 1996 (31.07.96), figure 1  -- -----	1

Form PCT/ISA/210 (continuation of second sheet) (July 1992)



# INTERNATIONAL SEARCH REPORT

Information on patent family members

01/10/97

International application No.

PCT/IB 97/00483

Patent document cited in search report			Publication date	Patent family member(s)	Publication date
EP	0587965	A1	23/03/94	JP 6216657 A	05/08/94
US	5210504	A	11/05/93	EP 0514655 A	25/11/92
				JP 4345305 A	01/12/92
				KR 9606537 B	17/05/96
GB	2215931	A	27/09/89	NONE	
EP	0724335	A1	31/07/96	CN 1130322 A	04/09/96
				JP 8223041 A	30/08/96
				US 5589831 A	31/12/96

Form PCT/ISA/210 (patent family annex) (July 1992)